Power MOSFET 4.2 Amps, 20 Volts

N–Channel Enhancement–Mode Single SO–8 Package

Features

- High Density Power MOSFET with Ultra Low R_{DS(on)} Providing Higher Efficiency
- Miniature SO–8 Surface Mount Package Saving Board Space; Mounting Information for the SO–8 Package is Provided
- I_{DSS} Specified at Elevated Temperature
- Drain-to-Source Avalanche Energy Specified
- Diode Exhibits High Speed, Soft Recovery
- Pb–Free Package is Available

Applications

• Power Management in Portable and Battery–Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	V _{DSS}	20	V			
Drain-to-Gate Voltage (R_{GS} = 1.0 m Ω)	V _{DGR}	20	V			
Gate-to-Source Voltage - Continuous	V _{GS}	±10	V			
Thermal Resistance, Junction-to-Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{0JA} P _D I _D I _{DM}	50 2.5 5.9 4.7 25	°C/W W A A A			
Thermal Resistance, Junction-to-Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _D	100 1.25 4.2 3.3 20	°C/W W A A A			
Thermal Resistance, Junction-to-Ambient (Note 3) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _{DM}	162 0.77 3.3 2.6 15	°C/W S A A A A			
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C			
Single Pulse Drain-to-Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 7.5 Apk, L = 6 mH, R _G = 25Ω)	E _{AS}	169	mJ			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C			

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


- 1. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), $t\leq$ 10 seconds.
- Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), t = steady state.
- 3. Minimum FR-4 or G-10 PCB, t = Steady State.
- 4. Pulse Test: Pulse Width = $300 \ \mu$ s, Duty Cycle = 2%.



ON Semiconductor®

http://onsemi.com

4.2 AMPERES, 20 VOLTS 0.045 Ω @ V_{GS} = 4.5 V



ORDERING INFORMATION


Device	Package	Shipping [†]
NTMS4N01R2	SO-8	2500 / Tape & Reel
NTMS4N01R2G	SO–8 (Pb–Free)	2500 / Tape & Reel


⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted) (Note 5)


Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)			20 -	- 20	-	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = 12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$		I _{DSS}	_ _ _	- - 0.2	1.0 10 -	μAdc
Gate-Body Leakage Current ($V_{GS} = +10 \text{ Vdc}, V_{DS} = 0 \text{ Vdc}$)		I _{GSS}	_	_	100	nAdc
Gate-Body Leakage Current (V _{GS} = -10 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	_	_	-100	nAdc
ON CHARACTERISTICS			•			
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Temperature Coefficient (Negative)			0.6 -	0.95 -3.0	1.2 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance $(V_{GS} = 4.5 \text{ Vdc}, I_D = 4.2 \text{ Adc})$ $(V_{GS} = 2.7 \text{ Vdc}, I_D = 2.1 \text{ Adc})$ $(V_{GS} = 2.5 \text{ Vdc}, I_D = 2.0 \text{ Adc})$		R _{DS(on)}	_ _ _	0.030 0.035 0.037	0.04 0.05 -	Ω
Forward Transconductance $(V_{DS} = 2.5 \text{ Vdc}, I_D = 2.0 \text{ Adc})$		9 FS	_	10	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	870	1200	pF
Output Capacitance	$(V_{DS} = 10 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	260	400	
Reverse Transfer Capacitance	· · ·	C _{rss}	-	60	100	
SWITCHING CHARACTERISTICS	(Notes 6 & 7)					-
Turn-On Delay Time		t _{d(on)}	-	13	25	ns
Rise Time	$(V_{DD} = 12 \text{ Vdc}, I_D = 4.2 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc},$	t _r	-	35	65	
Turn-Off Delay Time	$R_G = 2.3 \Omega$	t _{d(off)}	-	45	75	
Fall Time		t _f	-	50	90	
Total Gate Charge	(V _{DS} = 12 Vdc,	Q _{tot}	-	11	16	nC
Gate-Source Charge	V _{GS} = 4.5 Vdc,	Q _{gs}	-	2.0	-	
Gate-Drain Charge	I _D = 4.2 Adc)	Q _{gd}	-	3.0	-]
BODY-DRAIN DIODE RATINGS (N	lote 6)					<u>.</u>
Diode Forward On–Voltage	$(I_{S} = 4.2 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 4.2 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V _{SD}	-	0.85 0.70	1.1 -	Vdc
Reverse Recovery Time	$(I_{S} = 4.2 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_{S}/dt = 100 \text{ A}/\mu\text{s})$	t _{rr}	-	20	Ι	ns
		ta	-	12	-]
		t _b	-	8.0	-	1
Reverse Recovery Stored Charge		Q _{RR}	-	0.01	-	μC

5. Handling precautions to protect against electrostatic discharge is mandatory. 6. Indicates Pulse Test: Pulse Width = $300 \ \mu s \ max$, Duty Cycle = 2%. 7. Switching characteristics are independent of operating junction temperature.
















DRAIN-TO-SOURCE DIODE CHARACTERISTICS









Figure 12. Maximum Rated Forward Biased Safe Operating Area





TYPICAL ELECTRICAL CHARACTERISTICS





Figure 14. Thermal Response

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 ISSUE AG



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 2 3.
- 4. PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR
- 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE. NEW 6. STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	1.27 BSC		0 BSC	
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 13:

PIN 1. N.C. 2 SOURCE

> SOURCE 3.


4 GATE DRAIN

5. DRAIN 6.

7. DRAIN

8 DRAIN

SOLDERING FOOTPRINT*



details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.